Текст страницы
DL200
DPLL
DPLL 1~9, the lower the value, the smaller the clock jitter.
This DPLL setting is a unique function of ESS series products. It can adjust the bandwidth
of the DPLL digital phase-locked loop circuit inside the chip, so that the chip can achieve
a balance between anti-clock jitter and input tolerance.
Effect:
When the clock stability of the input signal is good, this value can be reduced, so
that the clock performance of the system is better;
When the clock stability of the input signal is not good, the sound may be
interrupted. Increasing this value can avoid the occurrence of audio interruption!
Especially when using TV as the signal source.
USB MODE
U1.0 MODE, U1.1 MODE
1. Can connect all USB devices without driver.
2.Can support a variety of game console connection, such as XBOX, PS4, PS5, etc.
3.USB1.1 only supports maximum 24bit/96kHz.
U2.0
(USB2.0 in connection with WIN system needs to install the driver, support high
specification sampling rate)
BRIGHTNESS
bL1-8
(Brightness level 1~8. The smaller the value, the brightness will be lower)