Текст страницы
Chapter 2: Installation
General Purpose I/O Header
The JGP1 (General Purpose Input/Output) header is a general purpose I/O expander on a
pin header via the SMBus. Refer to the table below for pin definitions.
JGP1 Header
Pin Definitions
Pin#
Definition
GPIO Pin
Memory Address
1
+5V
2
Ground
3
GP0
GPP_G0
0xFD6D0900
4
GP1
GPP_G1
0xFD6D0910
5
GP2
GPP_G2
0xFD6D0920
6
GP3
GPP_G3
0xFD6D0930
7
GP4
GPP_G4
0xFD6D0940
8
GP5
GPP_G5
0xFD6D0950
9
GP6
GPP_G6
0xFD6D0960
10
GP7
GPP_G7
0xFD6D0970
1. General Purpose Header
24
17
A12
A13
C4
A
C
A12
B12
B1
B11
B2
B12
B1
B11
B2
9
A11
16
2
21
C2
3
1
4
1
A1
A1
A12
C2
C5A
C1
8
C5A
AUDIO
24
23
22
1
4
9
5
B2
A1
B12
UID SW
UID LED1
A2
B13
18
USB11/12 (3.1)
19
DVI-I/VGA
DP++ 1/2
B11
A9
AUDIO FP
COM3/4
23
22
21
20
A10
B10
B9
BMC
LAN1/2
USB9/10 (3.1)
IPMI_LAN
C
BMC_HB_LED1
A
SRW5
22110
JPL2
JPL1
JPV1
JPAC1
1-2:Enable
2-3:Disable
2-3:Disable
1-2:Enable
JPL2:LAN2
JPL1:LAN1
JPG1:BMC VGA DISABLE JUMPER
1-2:NORMAL (DEFAULT)
2-3:DISABLE BMC VGA
JPAC1
1-2:Enable Audio(DEFAULT)
2-3:DISABLE Audio
FAN4
BAR CODE
SRW6
CPU SLOT6 PCI-E 3.0x16
COM1/2
2280
BAR CODE
PCH SLOT4 PCI-E 3.0x4(INx8)
JPW1
PCH SLOT7 PCI-E 3.0x4(INx8)
BAR CODE
DESIGNED IN USA
X11SCZ-Q
REV:1.10
SP1
DIMMA1
DIMMA2
DIMMB1
DIMMB2
JTPM1
BAR CODE
JPT1
JIPMB1
CPU
JPT1 TPM Enable/Disable
1-2:ENABLE
2-3:DISABLE
BT1
USB13/14 (3.1)
Always populate DIMMx1 first
2
JMD1
BIOS LICENSE
1
J18
M.2:PCI-E 3.0x4
JPH1
PCH
JF1
JBT1
ON
BAR CODE
RST
PWR
X
FAN1
FF
CPU FAN
OH
C
LED1
JD1:
1-4:SPAKER
3-4:BUZZER
2-3:PEG 2x8
1-2:PEG 1x16
JRF1:
I-SATA0
1-2:NORMAL
JPME2
NMI
PWR
LED
X
HDD
LED
NIC1
NIC2
SUPERDOM
2-3:ME MANUFACTURING MODE
JSD1:SATA DOM POWER
JWD1:WATCHDOG
JSMB1:SMBus1
JD1
JPWR1
JSMB1
1-2:RST(Default)
4
3
2-3:NMI
JRF1
JL1:CHASSIS INTRUSION
2
1
JPI2C1
USB0
2
1
JGP1
FANB
JSD1
JL1
I-SGPIO1
FAN3
FAN2
JPME2
I-SATA1
I-SATA2
I-SATA3
I-SATA4
1
USB7/8 (3.0)
1
JPG1
USB1/2
JWD1
USB5/6
USB3/4
FANA
49